• warning: tempnam() [function.tempnam]: open_basedir restriction in effect. File(/var/tmp/) is not within the allowed path(s): (/f2/autarchex/:/nfsn/apps/php5/lib/php/:/nfsn/apps/php/lib/php/:/nfsn/content/content/nfsn/) in /f2/autarchex/public/includes/file.inc on line 528.
  • The file could not be created.

Errors...

Yeah, it remembers me my PCB design beginnings. Nobody makes complex bard without any error first time. I also used wires, hotglue, scalpel etc. to remap wrong footprints. I had also nice bug on power bus on one 4-layer PCB. After routing I put there some 3,2mm mounting holes but I forgot to define annular rings in inner layers. OrCAD was so "smart" that didn't reported any DRC error and flooded coppoer pour of Vcc and Gnd layer over the holes. I discovered it at the moment when I had completly placed all parts on the board an connected power supply and got a perfect short - panic! After some painfull hour I found this problem in layout and happily got a driller and drilled out the copper from the holes by 4mm driller and then the design worked fine, no more errors :) Martin

Reply

CAPTCHA
Verify your humanity, yo.